The Ideal Model
The ideal model can be described with a circuit diagram as shown in fig. S1a. −Sσ is the triboelctrically produced surface charge on the dielectric layer that is maintained at a steady value over time. On the metal side an opposite charge Sσ is initially established (i.e. Q(t = 0) = 0 in fig. S1a ). The metal-dielectric distance (air gap) changes sinusoidally over time
which induces a change in the air-gap contribution of the capacitance
Here C air was defined as the air-gap contribution of the capacitance at x = x max . C device is the capacitance of the device that remains constant over time, including the contribution from the dielectric layer and any additional capacitors connected in series to the dielectric layer. R L is the load resistance. The time-varying C(t) drives charge Q(t) from the moving electrode to the stationary electrode, making the moving electrode charge Sσ − Q(t) and the stationary electrode charge Q(t). We can use Kirchhoff's voltage law to find the differential equation describing charge Q
To reduce the differential equation to a dimensionless form, we define reduced parameters. The mechanical driving motion is reduced to x * ≡ x(t)/x max and instead of time we use phase angle θ = ωt. Since charge Q is always a fraction of Sσ, we define Q * = Q/Sσ. The two independent parameters are the dimensionless resistance
and the dimensionless device capacitance
By using the integration factor method, the analytical solution of Q * can be obtained for the initial condition of Q * (0) = 0
Since our prime interest is in the steady state where Q(θ) = Q(θ + 2π), we can use this condition to replace the integral in Eq.S7 with one that runs over only one period
Using Q * , we can also define dimensionless current (I * ), voltage (V * ), and power (P * )
Real current (I), voltage (V ), and power (P ) is found by simply scaling the dimensionless values 
1/C* = 0.05 1/C* = 0.82 
It is seen that the steady-state is reached within the first two cycles in most cases except for the case with highest R * and lowest 1/C * . The bad matching case (1/C * = 0.05) shows sharper peaks in V * , I * , and P * , whereas the good matching case (1/C * = 0.82) shows smoother behavior. The resulting power after integration over θ is much higher in the good matching case. It is also seen that the first transient cycle generates more power than at steady-state, especially for high R * . Initial conditions were set to Q * = 0 in all cases. The transient solution for a number of example cases are plotted in fig. S2 . When R * is high, it is seen that the power during the first cycle is much higher than that of the steady-state. By comparing the two cases of R * = 3 with different 1/C * , i.e. 1/C * = 0.05 ( fig. S2g ) and 1/C * = 0.82 ( fig. S2f) , it is observed that during the first cycle the bad matching case (1/C * = 0.05) case has even higher power generation than the good matching case (1/C * = 0.82) despite the steady-state power being orders of magnitude smaller. Therefore, modeling the transient cycle (19 ) could lead to results significantly discrepant from real device operation. In the main text, we focus our analysis on the steady-state behavior. Figure S3 plots the steady state power output with respect to 1/C * and R * , when one is fixed and the other is varied. These plots are equivalent to vertical and horizontal cross sections of the color contour plot shown in Fig.3 of the main text.
Parasitic Capacitance Model
Parasitic capacitance is modeled by adding a capacitor in parallel to the load resistor (C par ) as shown in Q always going through the load resistor, the charge splits to a part going through the load resistor (Q L ) and the other leaking into the parasitic capacitor (Q par ). From Kirchhoff's current law
Use of Kirchhoff's voltage law on two different loops in fig. S1b yields a set of differential equations
We can combine Eqs.S16-S18 into
which is of our interest for analyzing power output at the load resistor. Note the additional term containing C par compared with the ideal model (Eq.S3), which requires an additional independent parameter to describe the behavior of the system. We define dimensionless parasitic capacitance
which is the added independent parameter. We also define Q * L = Q L /Sσ as we did previously for Q * . The dimensionless differential equation then becomes
Parasitic capacitance reduces the power as shown in fig. S4 . The optimum R * and 1/C * shift to smaller values; one needs to minimize the leakage current by reducing the resistance of the load. As a result, the output voltage level is compromised more than the current level ( fig. S4c-d) . 
Power Output vs. Work Input
Work done by the mechanical motion, in dimensionless units identical to P * , is
which can be derived by finding the force required to maintain the steady motion. We can then compare this work input to the power output as shown in fig. S5 . We note that the input work is positive for the fig. S4 . The influence of parasitic capacitance on (a) the maximum power generation and (b) the optimum
The influence of parasitic capacitance on device characteristics.
separation process (θ = [0, π]), but negative for the reverse process (θ = [π, 2π]). When integrated over the entire cycle, the area is identical for the output and input curves which indicates 100 % conversion efficiency. This energy conversation is an expected result from the model because the load resistor is the only element that consumes power; ideal capacitors do not consume power. Comparison of the output power and mechanical work input.
